The runtime of model-based optical proximity correction (OPC) tools has grown unacceptably with each successive technology generation, and has emerged as one of the major bottlenecks for turnaround time (TAT) of IC data preparation and manufacturing. The cell-based OPC approach improves runtime by performing OPC once per cell definition as opposed to once per cell instantiation in the layout. However, cell-based OPC does not comprehend inter-cell optical interactions that affect feature printability in a layout context. In this work, we propose auxiliary pattern-enabled cell-based OPC which can minimize the CD differences between cell-based OPC and model-based OPC. To enable effective insertion of auxiliary pattern (AP) in the design, we also propose a post-placement optimization of a standard cell block with respect to detailed placement. By dynamic programming-based placement perturbation, we achieve 100% AP applicability in designs with placement utilizations of < 70%. In an evaluation with a complete industrial flow, cell-based OPC with AP can match gate edge placement error (EPE) count of model-based OPC within 4%. This is an improvement of 90%, on average, over cell-based OPC without APs. The AP-based OPC approach can reduce OPC runtimes versus model-based OPC by up to 40X in our benchmark designs. We can also achieve reduction of GDSII file size and ORC runtimes due to hierarchy maintenance of cell-based OPC.
INTRODUCTION
Optical proximity correction (OPC) has been a key enabler of the aggressive integrated-circuit (IC) technology scaling implicit in Moore's Law. OPC determines the photomask patterns that enable drawn layout features to be faithfully and accurately reproduced by optical lithography onto the wafer. The cell-based OPC (COPC) approach runs OPC once per each cell definition rather than once per placement or unique instantiation of each cell. In other words, in the cell-based OPC approach, the master cell layouts in the standard cell library are corrected before placement, and then placement and routing steps of IC design are completed with the corrected master cells. Unfortunately, optical proximity effects (OPEs) in lithography imply certain interactions between layout pattern geometries. Since the neighboring environment of a cell in a full-chip layout is completely different from the environment of an isolated cell, the cell-based OPC solution can be incorrect when instantiated in a full-chip layout. As a result, there can be a large difference in feature critical dimension (CD) between COPC and model-based OPC (MBOPC).
Gupta et al. 2 proposed the use of dummy features to consider the different neighboring environments of a cell. The dummy features are inserted in predetermined areas before OPC is performed and then taken out from the layout after OPC to maintain the design rules, and poly-to-poly and poly-to-contact spacings, of the cell layout. However, the dummy features have the limited ability to represent the proximity effect from pattern geometries of neighboring cells and hence CD errors still remain after cell-based OPC. Wang et al. 5 describe a method which accounts for OPC re-correction in proximity interaction areas between cells of a standard-cell block. The approach is to first perform cell-based OPC, and then to stitch already-corrected cells into the layout, re-correcting the OPC solution within interacting areas at the cell boundaries, to obtain a proximity-corrected final layout. However, the stitching area can increase OPC runtime and degrade the ostensible benefits of cell-based OPC such as cell reuse and cell-based timing analysis. Matsunawa et al. 3 also introduce a genetic algorithm to correct the stitching area. However, the method also requires rework of the layout (e.g., GDSII representation) of the OPC'ed cell design. In this work, we devise a novel AP technique which shields poly patterns near the cell outline from proximity effects of neighboring cells. This enables the COPC approach to achieve the same printability as MBOPC methods. AP features consist of vertical (V-AP) and/or horizontal (H-AP) dummy poly lines. V-AP features print on wafer and are located within the same cell row; H-VP features do not print on wafer and are located in the overlap region between cell rows. We also propose a post-placement optimization methodology to improve AP applicability. Using this methodology, we improve the quality of the COPC solution to be even closer to that of the MBOPC solution. Our main contributions are as follows.
• We propose a novel approach for application of COPC to designs, based on insertion of auxiliary patterns.
APs minimize CD difference between COPC and MBOPC. We demonstrate that COPC with V-AP and a combination of V-and H-AP can reduce edge placement error (EPE) by 90% versus typical COPC.
• AP insertion might not be feasible on all instantiations of a standard cell in the design. We propose a methodology for perturbation of detailed placement to allow maximal insertion of AP. We test our method within a complete industrial flow and achieve 100% AP applicability for COPC with design utilizations of < 70%.
This paper is organized as follows. In Section 2 we discuss CD impact of AP in terms of line width, line-end and contact poly. In Section 3 we propose various types of AP. We discuss AP generation, printability impact of AP-based OPC and a placement perturbation method for improving feasibility of AP insertion. We discuss our experimental setup and results in Section 4. In Section 5, we summarize our contributions. 
CD IMPACT OF AUXILIARY PATTERN
The key role of the auxiliary pattern technique is to shield poly patterns near the cell outline from proximity effects of neighboring cells. We devise three test structures to evaluate CD impact of AP in terms of line width, line-end and contact poly * . Each test structure has two test cells which consist of line width of 0.1µm, pitch of 0.3µm and line length of 2.0µm. Figure 1 shows the CD impact of AP on line width. In this plot, the x-axis gives the space between border polys of cells, and the y-axis indicates CD difference between MBOPC and COPC. We use AP width of 0.1µm, AP-to-poly space of 0.13µm and AP-to-AP space of 0.14µm. The AP can be inserted as long as the space between border polys is greater than 0.38µm. The maximum CD difference between MBOPC and COPC without AP is 3nm, while the maximum difference with AP is only 1nm. Proximity shield effect of AP with respect to line-end shortening is shown in Figure 2 . We used horizontal AP width of 0.04µm for proximity shielding. The minimum space between line-end polys for insertion of APs is 0.32µm. The maximum CD difference between MBOPC and COPC without AP is 10nm, while the maximum difference with AP is about 3nm. The CD difference thus is reduced by up to 75% with AP insertion. We also evaluate the effectiveness of AP with respect to contact poly which is the closet geometry to neighboring cells. The minimum space between contact polys for insertion of AP is 0.32µm, as shown in Figure 3 . The maximum CD difference between MBOPC and COPC without AP is 5nm, while the maximum difference with AP is about 1nm. Consequently, COPC with AP achieves the same printability as MBOPC with respect to line patterning issues.
AP METHODOLOGY
In this section, we discuss details of AP generation, placement perturbation for increased feasibility of AP insertion, and a modified design flow to enable AP-based OPC.
AP Generation
Auxiliary patterns overcome the deficiencies of the COPC approach for standard cell layouts. The AP methodology processes an existing standard cell layout (e.g., input in GDSII) and then generates a new standard cell GDSII which contains AP as well as sub-resolution assist features (SRAFs). AP features consist of vertical (V-AP) and/or horizontal (H-AP) dummy poly shapes, as shown in Figure 4 . V-AP features are located within the same cell row as the standard cell, while H-AP features are located in the overlap region between adjacent cell rows.
Gates are typically laid out vertically (assuming horizontal cell rows). Since impact of optical proximity on gate CD is more interesting from a designer's perspective, patterns laid out vertically at cell boundaries within the same cell row should be shielded from proximity effects for maximum value and accuracy of cell-based OPC. * Contact poly defines the overlapped area of poly and contact which may also be called "contact coverage". Thus, the width of V-AP is as large as the minimum linewidth of a feature on the poly layer. On the other hand, the width of horizontal-AP is as small as that of a SRAF. The H-AP differs from the SRAF technique because the location of the SRAF depends on the distance between poly lines, while the AP is exactly located at the cell boundary. In general, there is an active layer at the boundary between different cell rows, and hence the H-AP should not print on the wafer. There are three types of V-APs according to the location of insertion. We now describe the three types of vertical-APs as follows. Figure 4 (a) illustrates a Type-1 V-AP located at the center of (i.e., centered about) the cell outline, such that the left width (D in Figure 4 (c)) -being the distance from cell outline to left edge of AP -is the same as the right width of cell outline to right edge of AP (E in Figure 4(c) ). Spaces A and B respectively define space between border poly and AP, and space between active-layer geometry and AP. The Type-1 AP achieves minimum area penalty during cell placement compared to other types of AP. Since A and B in the typical standard cell are smaller than required minimum spaces, it is desirable for the pattern geometries of each standard cell to be modifiable to permit the instantiation of cells with a Type-1 V-AP. Thus, the restricted design rule approach 1 may also be used to modify cells with Type-1 V-AP for COPC. Figure 4 (b) shows that in the case of violating the minimum poly-to-poly and poly-toactive spacing rules with the Type-1 V-AP, a Type-2 V-AP represents a practical means of integrating the AP construct within standard cell placements. Type-2 V-AP locations satisfy both A and B parameters of the minimum design rules. Width D is different from width E. The Type-2 V-AP can also be placed at the outside of the cell outline. In Figure 4 to top edge F of the H-AP. Figure 5 illustrates a Type-3 V-AP that is placed at the center of the placement site. Since placing the Type-3 V-AP at the center of the site achieves enough space between poly and AP, the Type-3 AP can maintain minimum spacing rules for poly-to-poly and poly-to-active while simultaneously minimizing area penalty. For compatibility with design rule checks and other objectives, it can be beneficial to match a right end of a horizontal AP to a right edge of a right vertical AP, and/or to match a left end of a horizontal AP to a left edge of a left vertical AP.
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Various auxiliary patterns can be constructed by combinations of the above three types of APs. 
Detailed Placement Perturbation for Improved AP Applicability
In this section, a proposed post-placement perturbation algorithm for auxiliary pattern correction. Since APs should have prescribed spacings to each other or be completely overlapped, a post-placement optimization step improves AP applicability † .
Given a cell C a , let AP L a and AP R a−1 be the sets of valid AP geometries in the cell which are located at the left and right outlines of the cell respectively. The following discussion is with respect to the illustration given † AP applicability requires that APs between adjacent two cells are completely overlapped or have certain required spacing, i.e., "AP-correct spacing", to each other. Let W a denote the width of cell C a and let x a and x i a denote the (leftmost) placement coordinates of the original standard cell and the modified standard cell with Type-i AP, respectively. Let δ denote a placement perturbation by which the modified standard cell will have an AP-correct spacing. Then, the AP-correct placement perturbation problem may be formulated as:
Our objective is to minimize total placement perturbation from original cell locations as well as any area penalty. We solve for the perturbed placement locations of cells using a dynamic programming recurrence and cost function. space , b) is the cost of placing cell a at placement site number b. The cells and the placement sites are indexed from left to right in the standard cell row. We restrict the perturbation of any cell to SRCH placement sites from its initial location. This helps contain the delay and runtime overheads of AP-correct placement post-processing. AP Cost corresponds to the printability of the vertically oriented poly geometries closest to the cell boundary, and depends on the space between APs. If the space is smaller than AP S, AP Cost is infinite since it affects pattern bridging between AP geometries. The method of computing APCost is shown in Figure  8 . The modified cell placement corresponding to a feasible set of AP insertions can be incorporated into a modified standard cell GDSII. Cell definition in DEF (Design Exchange Format) is changed according to the usage, i.e., instantiation, of master cell GDSII. For example, NAND2X2 T1 T3 is a new cell definition in DEF with Type-1 V-AP at left outline and Type-3 V-AP at right outline of NAND2X2. Thus, the proposed placement optimization can modify the standard cell placement and consistent with the set of available APs for each cell, to improve the use of APs and printability metrics.
Cost(a
Modified Design Flow
To account for new geometric constraints that arise due to AP insertion in physical design, we add AP generation in standard cell GDSII as well as post-placement optimization into the current ASIC design methodology. Figure  9 shows the block diagram of a system for AP generation and placement perturbation of layout objects in a standard cell layout design. A standard cell layout is input to an AP generation step, and then to an SRAF insertion step. The resulting layout is input to an OPC insertion step, which results in a set of OPC'ed standard cell layouts corresponding to the master cells. These OPC'ed cell layouts will be instantiated within the final layout according to the results of post-placement optimization, i.e., to achieve a high-quality COPC solution. An original cell placement solution is perturbed by post-placement optimization to admit the insertion of any combination of AP types and the design rule-correct overlap or spacing of APs. The modified, AP-correct placement takes the OPC'ed standard cell layout as an input. A final cell-based OPC layout is generated from the modified AP-correct placement and the OPC'ed standard cell layouts.
EXPERIMENTS AND RESULTS
In this section, we describe our experimental setup to compare printability, runtime and GDSII size between model-based OPC and AP-based OPC at the design level.
Experimental Setup
To compare MBOPC and AP-based OPC at the design level, we first prepare two designs (AES and ALU128) from opencores.org for application of OPC. The circuits are synthesized using Synopsys Design Compiler with tight timing constraints and a set of 50 most frequently used cell models in the Artisan TSMC 90nm library. OPC setup conforms to those used in industry-strength recipes. To evaluate EPE for each type of OPC, we first perform MBOPC on the entire design using the setup described above. For AP-based OPC, we implement the flow described in Section 3.3.
Experimental Results
We evaluate the quality of AP-based OPC by comparing it with MBOPC. The criteria chosen for evaluation are (1) AP insertion error and (2) OPC metrics (EPE, OPC runtime, filesize). Table 1 shows AP insertion error for each five different utilizations and for three different placement contexts: (1) typical cell placement, (2) optimized cell placement with only Type-3 V-AP, and (3) cell placement with all combinations of AP. For row utilizations of < 70%, post-placement optimizations can achieve 100% AP applicability. Post-placement optimization with all combinations of AP can reduce AP insertion error over optimization with Type-3 V-AP by an average of 20% for utilizations of > 70%.
We have also validated the printability of AP-based OPC for gate and field poly. EPE count is the number of edge fragments having greater than 10% EPE at worst-case defocus level. Figure 11 shows the EPE count of gate of ALU design with various OPC methods. The EPE count of AP-based OPC with all types of APs matches that of model-based OPC to within an average difference of 4%. Figure 10 shows the EPE count of poly lines of the AES design. EPE count of OPC with only V-AP is 30% more than that of MBOPC. This is because of poly line-end shortening due to OPE between cell rows. However, EPE count of AP-based OPC with H-and V-APs matches that of MBOPC within 6%. This also corresponds to an average improvement of 90% over COPC without AP (WO).
OPC runtimes for MBOPC, COPC(WO), COPC(V) and COPC(HV) are summarized in Table 2 . OPC runtime denotes the runtime of assist feature insertion, MBOPC and AP insertion (in case of AP-based OPC). AES and ALU designs used 48 and 40 of standard cell definitions, respectively. From the table, we can observe that COPC (WO and V/HV) improve the runtime by an order of magnitude versus MBOPC. This improvement will be more apparent as the design size increases. From the table, we can observe that COPC (WO, V and HV) runtimes are comparable between AES and ALU testcases. But we can clearly see the sharp rise in MBOPC runtime as the number of instances increases from 8572 (ALU) to 11553 (AES). COPC(HV) reduces runtime over MBOPC by 40X and 25X for AES and ALU respectively. We can also observe reduction of GDSII size and ORC runtimes. COPC maintains the original cell hierarchy, thereby reducing GDSII size and ORC runtime over MBOPC.
CONCLUSIONS
We have proposed a novel auxiliary pattern-based cell OPC method that has performance comparable to modelbased OPC with significant runtime advantage. The AP-based OPC approach achieves a factor of 40X reduction in OPC runtime compared to MBOPC. The runtime advantage will be substantially higher for larger designs.
